**实验报告**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| 姓名 | 徐时越 | 学号 | 16058228 | 班级 | 16059611 |
| 专业 | 软件工程 | | 课程名称 | 计算机组成原理课程设计 | |
| 任课老师 | 仇建 | 指导老师 | 仇建 | 机位号 |  |
| 实验序号 | 1 | 实验名称 | 全加器设计实验 | | |
| 实验时间 |  | 实验地点 |  | 实验设备号 |  |
| **一、实验程序源代码** | | | | | |
| 程序源代码  module Module(A,B,C,D,E);  input A,B,C;  output D,E;  //A,B,C => Ai,Bi,Ci  //D,E => F,Ci+1  wire A,B,C,D,E;  //A异或B异或C  assign D = A^B^C;  //A,B,C1 任意两者1  assign E = (A&B)|((A|B)&C);  endmodule  仿真代码  module Test;  // Inputs  reg A;  reg B;  reg C;  // Outputs  wire D;  wire E;  // Instantiate the Unit Under Test (UUT)  Module uut (  .A(A),  .B(B),  .C(C),  .D(D),  .E(E)  );  initial begin  // Initialize Inputs  A = 0;  B = 0;  C = 0;  // Wait 100 ns for global reset to finish  #100;    // Add stimulus here  A=0;B=0;C=0;  #100;  A=1;B=0;C=0;  #100;  A=0;B=1;C=0;  #100;  A=0;B=0;C=1;  #100;  A=1;B=1;C=0;  #100;  A=1;B=0;C=1;  #100;  A=0;B=1;C=1;  #100;  A=1;B=1;C=1;  end  endmodule | | | | | |
| **二、仿真波形** | | | | | |
| ISim (O.87xd) - [Default.wcfg] | | | | | |
| **三、电路图** | | | | | |
| ISE Project Navigator (O.87xd) - C:\Users\kannaduki\Desktop\ISE\Program1\Program1.xise - [Module (RTL1)]  ISE Project Navigator (O.87xd) - C:\Users\kannaduki\Desktop\ISE\Program1\Program1.xise - [Module (RTL1)]  ISE Project Navigator (O.87xd) - C:\Users\kannaduki\Desktop\ISE\Program1\Program1.xise - [Module (Tech1)] | | | | | |
| **四、引脚配置（约束文件）** | | | | | |
| NET "A" LOC = T5;  NET "B" LOC = V8;  NET "C" LOC = U8;  NET "D" LOC = T11;  NET "E" LOC = R11; | | | | | |
| **五、思考与探索** | | | | | |
| 1. 符合   2.  3.  4. 代码经常出错，通过看书解决 | | | | | |
| **六、意见和建议** | | | | | |
|  | | | | | |